Abstract. Cryogenic characterization and modeling of 0.18µm CMOS technology (1.8V and 5V) are presented in this paper. Several PMOS and NMOS transistors with different width to length ratios(W/L) were extensively characterized under various bias conditions at temperatures ranging from 300K down to 4.2K. We extracted their fundamental physical parameters and developed a compact model based on BSIM3V3. In addition to their I-V characteristics, threshold voltage(V th ) values, on/off current ratio, transconductance of the MOS transistors, and resistors on chips are measured at temperatures from 300K down to 4.2K. A simple subcircuit was built to correct the kink effect. This work provides experimental evidence for implementation of cryogenic CMOS technology, a valid industrial tape-out process model, and promotes the application of integrated circuits in cryogenic environments, including quantum measurement and control systems for quantum chips at very low temperatures.
Introduction
Cryogenic electronics have good prospects in application ranging from space exploration to infrared focal plane array [1] [2] [3] , and has been studied for use in quantum computing in recent years [4] [5] [6] [7] . A quantum computer comprises a quantum processor and a classical electronic control system [8] . The quantum processor works in a dilution refrigerator at deep-cryogenic temperatures down to the milikelvin range( Fig. 1) , while the electronic readout and control system is implemented using room-temperature (RT) laboratory instruments [9, 10] . The requirements for wiring between the cryogenic quantum processor and the RT readout controller are becoming more expensive and less reliable as quantum chips become increasing complexed and highly integrated [5] . Cryogenic complementary metal-oxide-semiconductor (Cryo-CMOS) technology can greatly reduce the thermal noise caused by nonideal long signal lines and improve the signal-to-noise ratio and sensitivity of the quantum chip signals. Obtaining purer quantum control and readout signals with low delay efficiently improves quantum chip performance. Quantum Processors work in dilution refrigerators with maximum effective cooling powers of several hundreds µW. This constraint is relaxed at the liquid helium temperature (LHT) 4.2K, where moderate power dissipation is tolerable. Fig. 2 shows the future quantum interface using Cryo-CMOS technology, we need to implement ADC (Analog Digital Converter), DAC (Digital Analog Converter), oscillator, FPGA (Field Programmable Gate Array), and other integrated circuits at cryogenic temperatures. Unfortunately Cryo-CMOS faces several challenges, including the power limitation of refrigerators, and interconnection, packaging and device modeling [11] [12] [13] .
The first problem to solve when designing Cryo-CMOS circuits is transistor modeling. SPICE model act as a bridge between device characterics and IC design. BSIM3 [14] , which is an industry-standard model, is valid from 230K to 430K for submicron processes. However, MOSFET characteristics changes at lower temperatures because of freeze-out effect, which has led to a requirement for SPICE model development for cryogenic temperatures [15] [16] [17] [18] [19] [20] . Previous work has demonstrated that CMOS technologies have been characterized at temperatures down to 4K [21] [22] [23] . However, BSIM model parameters have only been extracted down to 77K, and no systematic modeling of PMOS and NMOS devices with different width-to-length ratios are performed under different bias conditions at lower cryogenic temperatures, to the best of our knowledge [1, [24] [25] [26] [27] .
In this paper, characterization of SMIC 0.18 µm CMOS transistors and a compact SPICE model based on BSIM3v3 [14] are presented from 300K down to 4.2K. It is an aluminum interconnect process, compared with copper, aluminum has better electrical properties at low temperatures [28, 29] . Temperaturedependent parameters are revised at 4.2K and the model shows good agreement with measurement results. The 0.18 µm process V th and resistance of active area are measured from 300K to 4.2K for the first time. This work is the first BSIM SPICE model range down to 4.2K for standard CMOS technology; the model can be applied directly to device and circuit electronic design automation(EDA) simulations.
Measurement Setup
Measurements of CMOS transistors with two different oxide thicknesses and a wide range of device sizes were performed, as shown in Table 1 . The sample chips were first pasted and wire bonded to chip-carriers using Al-wire bonds (Fig. 3(a) ). These chip-carriers were then immersed in liquid nitrogen (77 K) and liquid helium (4.2 K) using a dipstick. A schematic of the cross-section of the setup is shown in Fig. 3(c) . The dipstick consists of a 1.8m steel pipe with a breakout box for cables placed at the top end and two dual in-line package(DIP) lock sockets at the lower end of the pipe. In total, 36 cables (enamel insulated wire) are used for the DC connections, including four cables for the temperature sensor. The temperature sensor is a Rh-Fe thermometer with a 1.2K-325K measurement range. The cable resistance is 0.3-0.4Ω, it is negligible compared with the resistance of MOSFET which is several hundreds or thousands ohms. Because the pipe can move up and down through a vacuum flange, the temperature can be shifted from 4.2K in the liquid phase to approximately 250K in the helium vapour at the top of the Dewar. All the MOSFET electrical measurements were performed using a Keysight B1500A semiconductor device analyzer, as shown in Fig. 3(b) . For the thin-oxide NMOS, we measured transfer characteristics in both linear (drain-source voltage V DS = 50 mV) and the saturation regions (V DS = 1.8V) under various substrate bias voltages, along with the output characteristics under zero substrate bias(bulk-sourse voltageV BS =0V) and reverse bias voltage(V BS =-1.8V) for various gate voltages(V GS ). For the thickoxide MOS, bias condition were increased to 5V, while for PMOS, the bias conditions were reversed. The resistance measurements were performed using a Keysight 3458A Digital Multimeter with 8 Schematic depiction of our cryogenic test setup. The sample is mounted on a long steel pipe which is shifted into a helium Dewar to reach the liquid helium. The connections to the sample are made with long (standard) cables that are attached to a breakout box on the top. There are 32 shielded connections to two 8×2 DIP lock sockets, 4 DC connections to a resistor therometer.
Characterization
The characteristics of CMOS transistors at different cryogenic temperatures are shown in Fig. 4 . As shown in Fig. 4(b) and Fig. 4(c) , threshold voltage increases as temperature decreases because of carrier freeze-out in the MOSFET channel region and thus a higher gate drive voltage is required to inject carriers into the channel region. V th varies approximately linearly with temperature, especially in the PMOS. Impurity freeze-out becomes important for temperature lower than 150K for shallow-energy-level dopants. At liquid nitrogen temperature, weak freeze-out takes place, which is mainly annoying for lightly doped drain (LDD) devices. At very low temperatures (<10 K), donor or acceptor impurities currently used to dope the semiconductor are fully frozen-out, at liquid helium temperature, practically no carriers remain in the bands if no field is applied [17] [18] [19] [20] . Fig. 4(a) shows that I DS increases as temperature decreases, because the series resistance decreases as shown in Fig. 4(f) , and mobility increase at cryogenic temperatures [12] . In low impurity concentration situations, such as p-well, the resistivity decreases due to an increase of mobility down to liquid nitrogen temperature [24] . However, carrier freeze-out causes a steep increase in n-well resistivity at liquid helium temperature. Other resistances drop with decreasing temperature down to liquid helium temperature. The resistance of the salicide's heavy-doped N/P active area is reduced by 2/3 when compared with the RT value. The resistance of the unsalicide's heavy-doped N active area is reduced by 1/3 when compared with the RT value. In particular, Aluminum resistance drops drastically because of reduced lattice vibrations. This gives a great advantage to reducing noise caused by CMOS switching and power-supply line resistances. This is an advantage of Cryo-CMOS technology compared with RT CMOS technology.
The kink effect at the LHT is shown in Fig.6 and is caused by the LDD freezing out and substrate freeze-out. Impurity ionization will decrease as temperature decreases, especially in the light-doped regions near the source and drain. When the sourcedrain voltage becomes very high, impurity ionization will be activated to restrain the freeze-out effect under strong electric fields, CMOS transistors turn on for the second time [16] . This freezing effect causes the sourcedrain parasitic resistance to decrease and then turn to normal. The second reason is the substrate freezeout, since at very low temperatures the MOS structure has a type of floating substrate potential within the depletion region. Although the applied substrate voltage on the backside of the device is fixed, the depletion region is in a floating state. In this structure, the majority carrier current (substrate current) cannot reach the substrate contact and thus flows through the substrate to the source. Due to the increase of the majority carrier current with increasing drain voltage, flowing through the substrate to the source at increasing drain voltage, this substrate potential within the depletion region increases and causes a decrease of the threshold voltage, for sufficient drain voltage. Therefore, at very low temperature, we obtain an excess drain current which creates a kink in the current-drain voltage characteristics [18] . Additionally, the measured saturation current value is less than the simulated value of BSIM3v3 model because of the channel freeze-out effect( Fig.5(a-d) ).
Ion to Ioff ratio(turn-on current and turn-off current ratio) is a typical parameter for MOSFET in digital integrated cirtuits.
Ion to Ioff ratio maintains high value at cryogenic temperatures as shown in Fig. 4(d) . The standard process CMOS can work well as a switch at low temperatures for digital circuits with low static power consumption, which is of great significance to the limited cooling power. Gate transconductance(G m ) indicates the gateto-source current control capability. G m max increases when temperature increases (Fig. 4(e) ), increase of G m will supply wider bandwidth for the same power budget. Hence, MOS can work in analog circuits if it is modeling accurated.
Modeling
BSIM3 is a semi-empirical but accurate compact model for submicron process. We continue to adopt BSIM's mode and use semi-empirical methods to modeling CMOS device at very low temperatures. Our object is to extend the BSIM model in submicron process to cryogenic temperatures, focus on the accuracy of the model. Fitting errors between simulation with default parameters and LHT measured data are generally higher than 60% under all bias conditions (Fig. 5(ad) ), while the BSIM3v3 model achieves a good degree of fitting at RT. First, the extraction procedure is performed using BSIMProPlus. The extraction process performed in the following procedure is based on physical understanding of the model and local optimization. The procedure can be described as follows:1) extract threshold voltage parameters such as V th0 , K1, K2 through large size device (large W&L); 2) extract carrier mobility parameters such as µ0, µa, µb, µc through large size device (large W&L); 3) extract short-channel effect parameters such as Dvt0, Dvt1, Dvt2, Nfactor through one set of devices (large and fixed W different L); 4) extract saturation velocity parameters such as vsat through one set of devices (large and fixed W& different L); 5) extract bulk effect parameters such as a0, ags, Keta through one set of devices (large and fixed W& different L) [14] . The model parameters are shown in Table 2 . The rootmean-square (RMS) error is introduced to estimate the deviation between the results from the measurements and simulations. The RMS error is given by equation (1) where N is the number of data, I mi is measured data and I si is simulated data.
The value of the threshold current I th can be set appropriately to obtain meaningful results. In this case, I th has been set to the maximum measured value according to BSIMProPlus. After the parameters have been changed appropriately, the RMS error between the simulation results and the test data improves to around 6% (Fig. 5 (e-h), Table 3 ). However, deviations caused by the kink effect still exist in some devices (Fig. 6(a,b,e,f,i,j) ) at LHT. We connected a resistor in series with the substrate to improve the fitting precision as shown in Fig.  6(p) , the MOSFET represents the BSIM model with cryogenic parameters and the resistor represents the freeze-out effect in the LDD region and substrate. The resistor value was extracted via Matlab using a polunomial fitting method. The characteristic of the non-linear resistor is shown in Fig.6(m,n,o) . Fig.  6(c,d,g,h,k,l) show the corrected sub-curcuit simulation results. Good agreement with the DC measurements was achieved for devices over the entire voltage range at 4.2K as the RMS errors are summarized in Table 3 .
Conclusion
A cryogenic study of SMIC 0.18µm 1.8V/5V CMOS technology down to 4.2K has been presented. We performed a relatively simple apparatus for executing the cryogenic measurements.
A compact model based on BSIM3v3 has been proposed to optimize the deviation between measurement results and simulations using default parameters. V th , Ion to Ioff ratio, G m max and resistors on chip were tested down to 4.2K. Using the resulting database and SPICE model, we can design and simulate integrated circuits for cryogenic applications including quantum computer readout and control systems.
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